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Abstract—The paper presents a newly designed structure of a 
low-voltage differential difference amplifier (DDA). The novel 
implementation brings significant reduction of complexity in 
comparison to readily available operational amplifiers-based 
approach. It was designed in Cadence IC6 Spectre in 
0.18 m TSMC technology operating correctly with only ±0.9 V 
supply voltages and fabricated in EUROPRACTICE IC Service. 
Designed DDA features wide linearity and dynamics of output 
voltage together with operational bandwidth up to 100 MHz. 
Detailed simulation results and new voltage-mode second-order 
all-pass/notch filter are included to prove its superior behavior. 
Keywords—analog electronics; all-pass/notch filter; differential 
difference amplifier; DDA; unity-gain follower 
I. INTRODUCTION 
Well-know circuit configurations with operational 
amplifiers (opamps) offer traditional linear signal operations 
such as summation and difference of voltage signals [1], [2]. 
However, structures provided using single opamp frequently 
require floating and grounded external resistors, while at the 
input of each branch an additional voltage follower is needed 
due to high-input impedance requirements. Many active 
building blocks (ABBs) with capability of processing sum and 
difference of input voltages have been presented in the 
literature. The ABB with multi-terminal linear voltage 
operations of sum and difference is called differential 
difference amplifier (DDA) [3], [4]. The conventional DDA 
operates as an amplifier and it processes two pairs of 
differential input voltages. Its CMOS topology was 
implemented by two differential NMOS pairs connected to 
single PMOS active load and high-gain output section 
(common source stage). However, some drawbacks of CMOS 
topology such as significant limitations in DC responses and 
asymmetry may occur, if low-voltage processes are used. 
Using full feedback [3], the DDA may work simply as 
differential-summing voltage follower. This ABB has wide 
range of applications in electronics working in voltage mode, 
such first-order all-pass filters [5], second-order universal 
biquad filters [6], or single-resistance-controlled-oscillators [7]. 
Recently, the DDA became a core circuit of various 
temperature sensor applications [8]-[10]. In addition, the DDA 
is also a key sub-block of other high-performance ABBs 
suitable for analog signal processing such as differential 
difference current conveyor (DDCC) [11], instrumentation 
amplifier [12], or voltage differencing differential difference 
amplifier (VDDDA) [13], [14], which recently received 
considerable attention in linear applications design, especially 
[15]-[17]. Moreover, the DDA is beneficially used as a sub-
part of nonlinear active device so-called multiplied input 
differential difference amplifier (MIDDA) [18]. 
This contribution aims to introduce in comparison to 
opamp-based solution and topologies with commercially 
available devices such as AD830 [19] or AD8130 [20]:  
(i) a significantly simplified structure of DDA, (ii) its 
frequency features similar to commercially available devices 
(3 dB cut-off frequency is up to 100 MHz) even under very 
low supply voltage, (iii) featuring high-impedance inputs and 
low-impedance output terminals, while (iv) the internal 
implementation does not require large amount of resistors. 
Usefulness of the designed DDA is demonstrated on novel 
voltage-mode (VM) filtering application. 
II. CIRCUIT DESCRIPTION 
The schematic symbol of DDA with basic principle [3] of 
operation vo = A0 [(vp1  vn1)  (vp2  vn2)] is shown in Fig. 1. In 
further text, DDA is discussed as differential-summing voltage 
follower providing operation vo = vp1  vn1 + vn2, because 
negative feedback path is included in internal topology, which 
is beneficial for stability of the presented solution. In order to 
clarify the usage in further figures, it is shown as external 
connection, however, it cannot be disconnected. All input 
impedances of this device are supposed as infinite (in ideal 
case) and its output impedance should be close to zero. The 
DDA implementation using standard opamps leads to very 































Fig. 1. Schematic symbol of differential difference amplifier (DDA) modified 
to differential-summing voltage follower [3].  
Research described in this paper was financed by the National 
Sustainability Program under grant no. LO1401 and by the Czech Science 
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demanding solution. Some commercially available devices 
such as Analog Devices AD830 [19] or AD8130 [20] also 
provide required operation, but their internal topology is 
similarly complex (two OTAs and opamp in internal structure) 
and supply voltages are high (5 V). 
III. PROPOSED SOLUTION OF DDA AND ITS ANALYSES 
The DDA shown in Fig. 2(a) was implemented in 
TSMC 0.18 μm CMOS technology with 0.9 V power supply 
voltages and the parameters available in EUROPRACTICE 
IC Service design kit were used. The designed layout of the 
DDA with dimension 104.025  130.55 [μm] is shown in 
Fig. 2(b) . Note that all results were obtained with help of the 
Cadence IC6 Spectre analog design environment. Internal 
CMOS implementation of presented DDA is different from 
standard solutions [3]-[7]. The basic principle and novelty of 
operation results from folded cascode-based opamp design 
[21], where two additional NMOS and PMOS transistor pairs 
were added, while standard rail-to-rail opamp uses only single 
PMOS and NMOS differential pair. The reason for 
implementation of second group of PMOS and NMOS stages 
(Mp3-4, Mn3-4) comes from requirement for three (four) input 
terminals of the device. The operations of sum and difference 
of input voltages take place in form of output currents from 
differential pairs to folded cascode. The folded cascode stage is 
followed by amplifier (M7) biased in class-A. The full structure 
performs unity gain when the internal on-chip feedback is 
closed. Then all three input signals are processed (sum and 
subtraction) and result is available at the low-impedance output 
terminal. Transistors Mp1 – Mp4 and Mn1 – Mn4 are medium 
threshold types (mvt), while the rest are of the standard type. 
Standard type of CMOS transistor in the respective technology 
has typical values of parameters (approximation when 
width » length): VthP = 0.48 V, KpP = 39 A/V2; VthN = 0.47 V, 
KpN = 148 A/V2. Typical values for medium threshold voltage 
types are: VthP = 0.2 V, KpP = 53 A/V2; VthN = 0.29 V, 
KpN = 180 A/V2. Designed values of aspect ratios (W/L) and 
other parameters in CMOS implementation suppose trade-off 
between power consumption (bias current Ibias = 50 A), 
dynamics, linearity, and –3 dB frequencies up to 100 MHz. 
The quiescent total power dissipation of the proposed device is  
 
1.72 mW. Next sections provide detailed Monte Carlo, 
temperature, and process variation results. 
A. DC Analysis 
DC sweep of input voltages vp1, vn1, and vn2 was tested in 
range 600 mV under Monte Carlo mismatch analysis 
(100 runs), see Fig. 3. The DDA device (including feedback) 
was tested for the following discrete temperatures: 0, 25, 50 
degrees and fast-fast, slow-slow, fast-slow, and slow-fast 
corner combinations, simultaneously, which in total generated 
192 corners. For all three voltage transfers the limitations in 
dynamics are about 300 mV and results yield maximal DC 
matching input offset approx. 10 mV. Systematic DC offset 
does not overcome +0.24 mV (worst case from temperature 
and corner analyses). Note that corner and temperature effects 
are less significant than mismatch effects in this type of 
analyzed transfer responses (Fig. 3(b)). 
B. AC Analysis 
Results for temperature and corner analyses for transfers 
vp1,n2  vo and vn1  vo, respectively, are shown in Fig. 4. 
Transfer features indicate cut-off (–3 dB) frequencies 93 and 
96 MHz, both with dispersion 24 MHz. This is an expected 
behavior, because RC network (its mismatch) was used for 
compensation in DDA structure (see RC and CC in Fig. 2). The 
compensation network of RC and CC connected in series is 
included to eliminate unwanted effects (peaking of magnitude) 
of load RL = 1 k with CL up to 15 pF (CL = 10 pF noted in 
figures as estimation of effects from bond-pad, ESD protection, 
and experimental PCB prototype). On the other hand, 
mismatch has no significant impact on AC performance in 
comparison to corner and temperatures effects (see Fig. 5). 
This analysis yields very small deviations from nominal values 
of cut-off frequencies (approx. 1.5 MHz). Effects of CL 
variation are given in Fig. 6.  
Input and output impedances are also important parameters 
of the device. Input impedance is very high and not an issue 
(real part in order of G). The output impedance Zo in 
dependency on frequency and mismatch or temperature/corner 
is shown in Fig. 7. It can be observed that the value of Zo is 
very low and does not overcome 5 up to frequency 1 MHz. 
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p2p1 n1 n2 internal on-chip feedback   
 (a) (b) 
Fig. 2. (a) CMOS implementation of DDA (with feedback - differential-summing voltage follower) based on 0.18 m TSMC technology, (b) designed layout. 
  
  (a) (b) 
Fig. 3. DC transfer responses: (a) Monte Carlo mismatch variation (100 runs) 
for vp1,n1,n2  vo, (b) example for corner and temperature analysis for vn1  vo. 
 
  (a) (b) 
Fig. 4. AC transfer responses under corner and tempetature analysis: 
(a) transfer vp1,n2  vo, (b) transfer vn1  vo. 
 
  (a) (b) 
Fig. 5. AC responses under Monte Carlo mismatch test: (a) transfer 
vp1,n2  vo, (b) transfer vn1  vo. 
In order to evaluate common mode rejection ratio (CMRR) 
of differential pair, input terminals p1 and n1 were excited by 
the same AC signal (vp1 = vn1) from voltage source having zero 
DC component and connected to analog ground (0 V). Results 
of CMRR for mismatch analysis and for temperature and 
corner effects are shown in Figs. 8. CMRR (expressed as 
transfer response in figures) parameter is higher than 50 dB up 
to 10 MHz. Stability tests were provided for open loop gain 
bandwidth of the DDA. Phase margin was found to be from 53 
to 76 degrees (all corners). 
IV. PROPOSED APPLICATION EXAMPLE USING DDA 
Figure 9 shows a novel VM second-order all-pass/notch filter. 
High-impedance input, low-impedance output, grounded 
capacitors, and simplicity are the most important benefits of the 
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  (a) (b) 
Fig. 6. AC analysis of CL variation between 1 to 15 pF: (a) transfer 
vp1,n2  vo, (b) transfer vn1  vo. 
 
  (a) (b) 
Fig. 7. AC analyses of output impedance: (a) Monte Carlo mismatch, 
(b) temperature and corner. 
 
  (a) (b) 
Fig. 8. AC analyses of CMRR for vp1 = vn1, vn2 = 0 V in reference to analog 






















Fig. 9. Proposed all-pass/notch filter employing DDAs. 
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Routine analysis of (1) and (2) reveals that in order to 
obtain the notch filter operation, Qp = 3/2  0.87 due to 
necessity of R1C1 = 3R2C2. Simple change of C1 value causes 
possible reconfiguration of the transfer to the all-pass filtering 
 
 
  (a) (b) 
Fig. 10. Resulting filter responses: (a) magnitude of notch filter, (b) magnitude 
and phase reponse of all-pass filter. 
response, if C1 = 5·C2 and R1 = R2 are considered. Hence, (2a,b) 
change to p = (5R1R2C22)1/2 and Qp = 0.5·(5R1/R2), 
respectively. Note that several VM second-order all-pass/notch 
filter configurations are available in literature, however, for 
instance [22] and [23] require more complex active devices 
with many terminals and [24] requires larger number of ABBs 
than used in Fig. 9. As an example of particular results, 
Fig. 10(a) shows simulation results for notch filter (ideal 
fp = 2 MHz, C1 = 15 pF, C2 = 5 pF, R1 = R2 = 9.19 k). 
Frequency vs. magnitude and phase responses of all-pass filter 
(theoretical fp = 1.55 MHz for C1 = 25 pF, C2 = 5 pF and 
R1 = R2 = 9.19 k) are given in Fig. 10(b). From obtained 
results it can be seen that they are in very good agreement with 
the theory. 
V. CONCLUSION 
In this paper, the DDA device uses different design 
principles than the conventional DDA available in [3], [11]. 
The challenges with significant asymmetry of limited DC 
response, especially for the positive polarity of input voltage 
occurred for very low supply voltages [13], are solved. Note 
that these issues are also solved in [4], however, the resulting 
topology seems to be several times more complex and 
requiring many bias sources than proposed in our paper. 
Proposed DDA offers wide linearity and dynamics approx. up 
to 300 mV with maximal DC input offset 10 mV, nominal 
frequency bandwidth > 90 MHz, very high input impedance, 
and output impedance < 5  up to 1 MHz. Note that these 
features were obtained for low-voltage design in TSMC 
0.18 m CMOS process with supply voltage 0.9 V. A new 
VM application example was introduced. Cadence IC6 Spectre 
simulation results confirm the feasibility of the proposed DDA 
and all-pass/notch filter.  
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